Area-efficient surviving paths unit for Viterbi decoders

Details Area-efficient surviving paths unit for Viterbi decoders Area-efficient surviving paths unit for Viterbi decoders

1997-01-21

1999-11-30

Nguyen, Hoa T.

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

714792, 375341, G06F 1110, H03D 100

Patent

active

059961120

ABSTRACT:
This invention concerns a novel Viterbi decoding apparatus and method in which a survivor path unit (SPU) implements the traceback method with a RAM which stores path information in a manner which allows fast read access without requiring physical partitioning of the RAM. This results in an implementation that requires less chip area than conventional solutions.

REFERENCES:
patent: 5327440 (1994-07-01), Fredrickson et al.
patent: 5533065 (1996-07-01), Blaker et al.

Affiliated with

Also associated with

Rating

Area-efficient surviving paths unit for Viterbi decoders does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Area-efficient surviving paths unit for Viterbi decoders, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Area-efficient surviving paths unit for Viterbi decoders will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1688267