Search
Selected: T

Tristateable CMOS driver with controlled slew rate for...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

True/complement output bus for reduced simulataneous switching n

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Trust controller for detecting unauthorized logic in a...

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

TTL input buffer with on-chip reference bias regulator and decou

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

TTL input buffer with on-chip reference bias regulator and decou

Electronic digital logic circuitry – Interface – Logic level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

TTL input stage for negative supply systems

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

TTL logic driver circuit

Electronic digital logic circuitry – Interface – Current driving
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

TTL to CMOS level translator with voltage and threshold compensa

Electronic digital logic circuitry – Interface – Logic level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

TTL-CMOS output stage for an integrated circuit

Electronic digital logic circuitry – Interface – Logic level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

TTL/CMOS compatible input buffer with Schmitt trigger

Electronic digital logic circuitry – Interface – Logic level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Tunable clock distribution system for reducing power...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Tuning control for a PVT-compensating tunable impedance circuit

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Tuning high-side and low-side CMOS data-paths in CML-to-CMOS...

Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Tunneling diode logic IC using CML-type input driving...

Electronic digital logic circuitry – Superconductor – Tunneling device
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Twisted-pair driver with staggered differential drivers and glit

Electronic digital logic circuitry – Interface – Current driving
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Two legged reset controller for domino circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Two state bi-directional bus

Electronic digital logic circuitry – Interface – Current driving
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Two transistor NOR device

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Two-ended voltage level shifter for TFT LCD gate driver

Electronic digital logic circuitry – Interface – Logic level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Two-phase dynamic logic circuits for gallium arsenide complement

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.