Search
Selected: M

Method and apparatus for selectably providing single-ended...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for selectably providing single-ended...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for selectably providing single-ended...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for selectably providing single-ended...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for selecting an encryption integrated...

Electronic digital logic circuitry – Security
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for selecting an encryption integrated...

Electronic digital logic circuitry – Security
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for selecting an operating mode based...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for selective clocking using a Muller-C ele

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for selectively controlling weak...

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for sequencing an integrated circuit

Electronic digital logic circuitry – Security
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for sharing a fet between a plurality of op

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Decoding
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for sharing an input/output terminal by...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for signal reception using ground...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for signal reception using ground...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for slew rate and impedance compensating bu

Electronic digital logic circuitry – Interface – Current driving
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for smooth inductive compensation of transm

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for stability control using fast...

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Diode
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for stability control using fast...

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Diode
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for stalling OTB domino circuits

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for supplying a clock to a device under...

Electronic digital logic circuitry – With test facilitating feature
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.