Method and apparatus for sharing a fet between a plurality of op

Details Method and apparatus for sharing a fet between a plurality of op Method and apparatus for sharing a fet between a plurality of op

1997-07-31

1998-06-09

Westin, Edward P.

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Decoding

326103, 326121, 326 47, H03K 19084, H03K 19094

Patent

active

057640858

ABSTRACT:
Method and apparatus for exploiting exclusivity of operation between a plurality of logic gates. The apparatus comprises a circuit having a plurality of logic gates. Each logic gate comprises a unique control input, and shares a data input with each of the plurality of logic gates. Control signals received at the control inputs insure exclusivity of operation between the logic gates. The shared data input is coupled to a shared fet which may serve as a virtual power supply for each of the plurality of logic gates.

REFERENCES:
patent: 4275316 (1981-06-01), Knapp
patent: 4684829 (1987-08-01), Uratani
patent: 5039886 (1991-08-01), Nakamura et al.
patent: 5066996 (1991-11-01), Hara
patent: 5274278 (1993-12-01), Bauer et al.
patent: 5309043 (1994-05-01), Murahashi
patent: 5387827 (1995-02-01), Yokoyama et al.
patent: 5391941 (1995-02-01), Landry
Weste et al., "Principles of CMOS VLSI, A Systems Perspective", copyright 1985 by AT&T Bell Laboratories, Inc. and Kamran Eshraghian, pp. 196-201, 1985.

Affiliated with

Also associated with

Rating

Method and apparatus for sharing a fet between a plurality of op does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for sharing a fet between a plurality of op, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for sharing a fet between a plurality of op will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2204674