Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2006-12-26
2006-12-26
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S030000, C326S083000, C327S108000
Reexamination Certificate
active
07154302
ABSTRACT:
A method and apparatus for selectably providing single-ended and differential signaling with controllable impedance and transition time is provided. According to the method and apparatus, a differential signal can be transmitted over two wires or two single-ended signals can be transmitted over the two wires. According to the method and apparatus, termination may be selected among a single-reference termination, a center termination, or a high-impedance termination. Regardless of the type of termination selected, a capability for dynamic control of the termination impedance is provided. Moreover, an ability to change impedances of termination elements to maintain a desired termination impedance for both single-reference termination and center termination modes by shifting bits is provided. Also, a capability for dynamic control of transition times of signals is provided.
REFERENCES:
patent: 5742798 (1998-04-01), Goldrian
patent: 5939904 (1999-08-01), Fetterman et al.
patent: 6005895 (1999-12-01), Perino et al.
patent: 6069523 (2000-05-01), Brown
patent: 6294924 (2001-09-01), Ang et al.
patent: 6346832 (2002-02-01), Young
patent: 6448813 (2002-09-01), Garlepp et al.
patent: 6507225 (2003-01-01), Martin et al.
patent: 6683472 (2004-01-01), Best et al.
patent: 6687775 (2004-02-01), Bassett
patent: 6788101 (2004-09-01), Rahman
patent: 6856178 (2005-02-01), Narayan
patent: 2004/0000924 (2004-01-01), Best et al.
patent: 2000-35831 (2000-02-01), None
Haycock et al., 4.3 3.2Ghz 6.4Gb/s per Wire Signaling in 0.18 μ CMOS, 2001 IEEE International Solid State Circuits Conference, pp. 62-68, no date. only yr.
Samsung Electronics Co., Ltd., Application Note GDDR2 ODT On/Off Control Method (Single Rank/Dual Rank), Product Planning & Application Eng. Team, 12 pages, Jul. 2003, Yongin-Si, Kyungki-Do, Korea (R.O.K.).
Samsong Electronics, KAN26323AE-GC, 128 Mbit GDDR2 SDRAM, 1Mx32Bit×4 Banks, GDDR2 SDRAM with Differential Data Strobe and DLL, pp. 1-52, Rev. 1.7, Jan. 2003.
Infineon Technologies, HYB18T256400/800/160AF, 256Mb DDR2 SDRAM, Preliminary Datasheet Rev. 0.02 (2.03), pp. 1-76, Rev. 0.2, Jan. 2003.
Infineon Technologies, HYB18T512400/800/160AF, 512 Mb DDR2 SDRAM, Preliminary Datasheet Rev. 1.03 (1.03), pp. 1-76, Rev. 1.03, Jan. 2003.
Elpida Memory, Inc., 128M bits Self Terminated Interface DDR SDRAM DC0122A (4M words×32 bits), Data Sheet, Document No. E0288E30 (Ver. 3.0), Published Mar. 2003, pp. 1-46 (K) Japan.
Samsung Electronics , K4N26323AE-GC, 128M GDDR-II SDRAM, 128 Mbit GDDR-II SDRAM Differential Data Strobe and DLL, pp. 1-50, Rev. 1.4, Nov. 2002.
Samsung Electronics, 512 Mb M-die DDR-II SDRAM, Target, 512 Mb M-die DDR-II SDRAM Specification 0.11, pp. 1-66, Rev. 0.11, Apr. 2002.
Best Scott
Yang Chiping
Hunton & Williams LLP
Rambus Inc.
Tan Vibol
LandOfFree
Method and apparatus for selectably providing single-ended... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for selectably providing single-ended..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for selectably providing single-ended... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3704319