Search
Selected: S

Slew based clock multiplier

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Small aperture latch for use with a differential clock

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Soft error protected dynamic circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

SOI CMOS dynamic circuits having threshold voltage control

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Source synchronous I/O using temporal delay queues

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Source synchronous interface using variable digital data...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Static combinatorial logic circuits for reversible computation

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Static logic compatible multiport latch

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Static-dynamic logic circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Structure and method for generating a clock enable signal in...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Structure and method of alternating precharge in dynamic SOI...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Surfing logic pipelines

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Switch controlling circuit, switch circuit utilizing the...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Symmetric differential domino “AND gate”

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronization circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronization of clock signals in a multi-clock domain

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronization of programmable multiplexers and demultiplexers

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronization of programmable multiplexers and demultiplexers

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronizer circuit and method for reducing the occurrence of m

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronizing interface device for computer facilities

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.