Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent
1995-03-01
1996-02-20
Hudspeth, David R.
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
326 21, 326 93, H03K 1900
Patent
active
054932408
ABSTRACT:
A combinational logic circuit composed of FETs connected together to perform a dual-rail combinatorial logic function, in which one portion of the circuitry is an original logic circuit portion that is connected to a variable power source and creates the desired logic function, and the remaining portion of the circuit is a complement logic circuit portion that is connected a constant power source and creates the complementary logic function. The two portions of the circuitry are connected together in combination at the output to form a dual-rail output signal useful for reversible computation.
REFERENCES:
patent: 3980897 (1976-09-01), Arnold
patent: 4707620 (1987-11-01), Sullivan et al.
patent: 5134320 (1992-07-01), Perusse
patent: 5175447 (1992-12-01), Kawasaki et al.
patent: 5241221 (1993-08-01), Fletcher et al.
patent: 5378940 (1995-01-01), Knight, Jr. et al.
patent: 5396527 (1995-03-01), Schlecht et al.
Koller et al, "Adiabatic Switching, Low Energy Computing, and the Physics of Storing and Erasing Information", in Proceedings of Computation Workshop, Dallas, Texas, Oct. 1992, pp. 1-5.
Merkle, "Reversible Electronic Logic Using Switches", submitted to Nanotechnology, 1992, p. 1-31.
Seitz et al, "Hot-Clock nMOS", Proceedings of the 1985 Chapel Hill Conference on VLSI, Computer Science Press, 1985.
Mead & Conway, Introduction to VLSI Systems, Addison-Wesley Publishing Co., Reading, Mass. Oct. 1980, pp. 348-351.
An Electroid Switching Model For Reversible Computer Architectures. J. Storrs Hall, Oct. 2, 1992, Proc. Workshop on Physics and Comp., IEEE Comp. Soc. Press, 1993, p. 237.
Notes on The History of Reversible Computation, C. H. Bennett, IBM Journal of Research and Development, 32 p. 16, 1988.
Hudspeth David R.
International Business Machines - Corporation
LandOfFree
Static combinatorial logic circuits for reversible computation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Static combinatorial logic circuits for reversible computation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static combinatorial logic circuits for reversible computation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1358394