Slew based clock multiplier

Details Slew based clock multiplier Slew based clock multiplier

2002-04-05

2003-12-16

Le, Don (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

C327S116000

Reexamination Certificate

active

06664812

ABSTRACT:

BACKGROUND
This invention generally relates to clocking circuitry and methods of creating timing references on chip. The invention more specifically relates to a slew based clock multiplier which is configured to create any fraction of a master clock relatively precisely. The invention also specifically relates to a method of using such a slew based clock multiplier to create a fraction of a master clock.
Generally, to create a timing reference within a percentage of a single clock cycle, a high frequency clock is used. The clock signal is divided down to a lower frequency, and an edge of a higher frequency clock is used as a reference. However, if one is trying to create a timing reference within the clock period of the maximum on chip clock, an edge of a higher frequency clock does not exist.
Another method of creating a timing reference is to use precision delay cells (i.e., buffers configured to provide a large delay) to delay off the edges of the maximum clock. However, precision delay cells are usually not precise. They have 2:1 variations in delay times, which causes highly variant timing references.
OBJECTS AND SUMMARY
A general object of an embodiment of the present invention is to provide a slew based clock multiplier and a method of using a slew based clock multiplier.
Another object of an embodiment of the present invention is to provide a slew based clock multiplier which is configured to create any fraction of a master clock relatively precisely.
Still another object of an embodiment of the present invention is to provide a slew based clock multiplier which is configured to create a timing reference within a percentage of a single clock cycle without using an edge of a higher frequency clock as a reference.
Another object of an embodiment of the present invention is to provide a method of creating a timing reference within a percentage of a single clock cycle without using an edge of a higher frequency clock as a reference.
Still yet another object of an embodiment of the present invention is to provide a method of creating a timing reference within a percentage of a single clock cycle without using precision delay cells.
Briefly, and in accordance with at least one of the forgoing objects, an embodiment of the present invention provides a slew based clock multiplier which outputs a fraction of a master clock without having to use, as a reference, an edge of a higher frequency clock, and without having to use precision delay cells to delay edges of the master clock. The slew based clock multiplier can be configured to provide such an output as the result of a ratio of input current sources, as the result of a ratio of capacitors in the circuit, or as a result of a combination of the two.


REFERENCES:
patent: 5818270 (1998-10-01), Hamza
patent: 6121811 (2000-09-01), Scott et al.
patent: 6201424 (2001-03-01), Harrison

Affiliated with

Also associated with

Rating

Slew based clock multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Slew based clock multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Slew based clock multiplier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3129537