Search
Selected: All

Architecture for a physical interface of a high speed front...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Architecture for a physical interface of a high speed front...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Arrangement and method for handling bus clock speed variations

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Asymmetrical IO method and system

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Asynchronous absorption circuit with transfer performance...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Asynchronous switching circuit for multiple indeterminate...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Automated clock relationship detection

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Automatic clock and data alignment

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Automatic clock switcher

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Automatic detection of 8B/10B data rates

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Auxiliary alarm clock system for a personal computer

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Blade system for using multiple frequency synthesizers to...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Broadcast/VOD receiver and viewing management method

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bus capability voting mechanism

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bus clock controlling apparatus and method

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bus clock frequency management based on characteristics of...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bus clock frequency management based on device bandwidth...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bus having a dynamic timing bridge

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Bus interface timing adjustment device, method and...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Cached-counter arrangement in which off-chip counters are...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.