Search
Selected: R

Rambus DRAM with clock control circuitry that reduces power...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Real time based system and method for monitoring the same

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Real time clock

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Real time clock (RTC) having several highly desirable...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Real time clock architecture and/or method for a system on a...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Real time clock circuit having an internal clock generator

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Real time interrupt module for operating systems and time...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Receiver mechanism for source synchronous strobe lockout

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Redriving a data signal responsive to either a sampling...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced-delay clocked logic

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing CPU and bus power when running in power-save modes

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing CPU and bus power when running in power-save modes

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduction of data skew in parallel processing circuits

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Redundant clock synthesizer

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Redundant oscillator and method for generating a regulated...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Register-based de-skew system and method for a source...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Registering events while clocking multiple domains

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Relative logarithmic time stamps for reduced memory map size

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reliable reading of multiple time elements from real-time...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Remote diagnostic system for diagnosing devices connected to...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.