Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate
2006-12-13
2009-11-24
Du, Thuan N (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Multiple or variable intervals or frequencies
C713S600000, C710S305000, C375S373000
Reexamination Certificate
active
07624297
ABSTRACT:
A high speed computer processor system includes a high speed interface for a graphics processor. In a preferred embodiment, the high speed interface includes a front side bus (FSB) that interfaces to a similar high speed interface on the graphics processor.
REFERENCES:
patent: 5648994 (1997-07-01), Kao
patent: 5970110 (1999-10-01), Li
patent: 6014047 (2000-01-01), Dreps et al.
patent: 7221727 (2007-05-01), Co
patent: 7234017 (2007-06-01), Biran et al.
Baumgartner Steven John
Bonaccio Anthony Richard
Buchholtz Timothy Clyde
Dreps Daniel Mark
Geer Charles Porter
Du Thuan N
International Business Machines - Corporation
Martin & Associates LLC
Petersen Bret J.
LandOfFree
Architecture for a physical interface of a high speed front... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Architecture for a physical interface of a high speed front..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for a physical interface of a high speed front... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4096483