Arrangement and method for handling bus clock speed variations

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

709248, 710 16, G06F 104, G06F 1516

Patent

active

059648830

ABSTRACT:
An arrangement for monitoring clock frequency variations on a peripheral bus is provided to improve operations of the peripheral device despite changes in the clock frequency. In one aspect of the arrangement, a processing unit is coupled to a host bus which in turn is coupled to a peripheral bus which is coupled to a peripheral device. A monitoring arrangement is provided which detects a change in the clock frequency of the peripheral bus and determines if the frequency change exceeds a threshold associated with the peripheral device. If the threshold is exceeded, the peripheral device is informed that the clock frequency of the peripheral bus has changed. A peripheral device operating a different operating levels may use the information from the monitoring arrangement to alter the operating level of the peripheral device to conform to the new bus clock frequency.

REFERENCES:
patent: 4344132 (1982-08-01), Dixon et al.
patent: 5115503 (1992-05-01), Burkin
patent: 5566325 (1996-10-01), Bruce, II et al.
patent: 5657482 (1997-08-01), Klein
patent: 5687371 (1997-11-01), Lee et al.
Microsoft Press Computer Dictionary, pp. 76, 196 (2d ed.), 1994.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Arrangement and method for handling bus clock speed variations does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arrangement and method for handling bus clock speed variations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement and method for handling bus clock speed variations will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-648062

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.