Search
Selected: All

Structure for estimating power consumption of integrated...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Structure for integrated circuit for measuring set-up and...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronization for a modeling system

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synthesis of assertions from statements of power intent

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for evaluating a dynamic power consumption...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for implementing an online design platform...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for random defect yield simulation of chip...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for routing connections with improved...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for verification of integrated circuit design

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for verifying race-driven registers

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method of generating hierarchical block-level...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Systems and methods for reduced test case generation

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Technique for creating analysis model and technique for...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Techniques for use with automated circuit design and...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Temporal decomposition for design and verification

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Temporal replicant simulation

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Timing analysis of a mapped logic design using physical delays

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Timing analysis when integrating multiple circuit blocks...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Translating a user design in a configurable IC for debugging...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Transmission delay analyzing apparatus, medium recording...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.