Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2011-06-21
2011-06-21
Doan, Nghia M (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S100000, C716S101000, C716S103000, C716S104000, C716S107000, C716S110000, C716S111000, C716S112000, C716S116000, C716S117000, C716S118000, C716S136000
Reexamination Certificate
active
07966591
ABSTRACT:
Embodiments include a system and method for generating RTL description of an electronic device provided for a design test and a test bench environment to drive stimulus into the electronic device, identifying at least one register to be verified during the design test, authoring a property list including a plurality of properties, wherein each property includes a cause and an effect, creating a new property instance upon receiving an enqueue cause, transitioning a property instance from a waiting state to a pending state based on a dequeue cause, advancing property instances from the pending state to an active state and then to an expired state based on a defined time window, creating a current solution space including a plurality of solutions, wherein each of the plurality of solutions includes a list of unused active effects, inserting property instances into each of the plurality of solutions when the property instance enters to active state, pruning solutions from the current solutions space which have not used a property instance entering the expired state, and computing a new solution space based on the current solution space and target transition.
REFERENCES:
patent: 6536019 (2003-03-01), Ouyang
patent: 7107553 (2006-09-01), Lockyear et al.
patent: 7240303 (2007-07-01), Schubert et al.
patent: 7243319 (2007-07-01), Ouyang
patent: 7331007 (2008-02-01), Fine et al.
Abts, D., et al., “Verifying Large-Scale Multiprocessore Using an Abstract Verification Environment”,Proceedings. 36th Design Automation Conference, IEEE, (1999), 163-168.
Burch, J. R., et al., “Symbolic Model Checking: 10 20 States and Beyond”,Proceedings of the Fifth Annual IEEE Symposium on Logic in Computer Science, (1990), 1-33.
Eiriksson, A., “Integrating formal verification methods with a conventional project design flow”,33rd Design Automation Conference Proceedings, IEEE, (1996), 666-671.
Eiriksson, A., “The Formal Design of 1M-gate ASICs”,Formal Methods in System Design, 16(1), (2000), 7-22.
Jonsson, B., et al., “Compositional specification and verification of distributed systems”,ACM Transactions on Programming Languages and Systems(TOPLAS), 16(2), (1994), 259-303.
Slater, Brian, et al., “Complex Register Verification Utilizing RVM Based Register Abstraction Layer (RAL)”, (2006), 32 pgs.
Wang, Dong, et al., “Automatic assume guarantee analysis for assertion-based formal verification”,Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, vol. 1, (2005), 561-566.
Bye Michael
Thompson John
Cray Inc.
Doan Nghia M
Schwegman Lundberg & Woessner, P.A.
LandOfFree
System and method for verifying race-driven registers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for verifying race-driven registers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for verifying race-driven registers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2652824