Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2008-06-27
2011-12-06
Memula, Suresh (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S133000
Reexamination Certificate
active
08074195
ABSTRACT:
A method for evaluating a dynamic power consumption of a block, the method includes: receiving or generating information representative of the block during a preliminary block design stage that precedes a gate level simulation of the block; estimating change probabilities of signals of internal components of the block; and evaluating a dynamic power consumption of the block in response to the change probabilities of the signals of internal components of the block.
REFERENCES:
patent: 5966523 (1999-10-01), Uchino
patent: 6075932 (2000-06-01), Khouja et al.
patent: 6611945 (2003-08-01), Narasimhan et al.
patent: 6675305 (2004-01-01), Mohammad
patent: 7131078 (2006-10-01), Maheshwari et al.
patent: 7143368 (2006-11-01), Plofsky et al.
patent: 7774186 (2010-08-01), Ho
patent: 2008/0195985 (2008-08-01), Kanazawa
patent: 2009/0271167 (2009-10-01), Zhu et al.
Fraer et al.; “A New Paradigm for Synthesis and Propagation of Clock Gating Conditions”; Jun. 8, 2003; Intel Corporation; pp. 658-663.
Sait, Sadiq M. et al.; “Fuzzy Simulated Evolution for Power and Performance Optimization of VLSI Placement”; Proceeding of 2001 International Joint Conference on Neural Networks; 2001; pp. 738-743; vol. 1, Issue 2001; IEEE.
Jin, Hoon-Sang et al.; “Dynamic Power Estimation Using the Probabilistic Contribution Measure (PCM)”; Proceedings of the 1999 International Symposium on Low Power Electronics and Design; 1999; pp. 279-281; IEEE.
Wang, Chuan-Yu et al.; “Estimation of Maximum Power for Sequential Circuits Considering Spurious Transitions”; ICDD 97 Proceedings; Oct. 12-15, 1997; pp. 746-751; IEEE.
Tsui, Chi-Ying et al.; “Efficient Estimation of Dynamic Power Consumption under a Real Delay Model”; Proceedings of 11th AC/IEEE ICCAD; 1993; pp. 224-228, IEEE.
Najm; Farid et al.: Transition Density: A New Measure of Activity in Digital Circuits; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems; Feb. 1993; pp. 310-323 ; vol. 12, No. 2; IEEE.
Najm, Farid N et al..; Probabilistic Simulation for Reliability Analysis of CMOS VLSI Circuits; IEEE Transactions on Computer Aided Design; Apr. 1990; pp. 439-450; vol. 9, No. 4; IEEE.
Ding, Chih-Shun et al.; Tagged Probabilistic Simulation Provides Accurate and Efficient Power Estimates at Gate Level:; 1995; pp. 42-43; IEEE.
Degalahal, V. et al., “Methodology for High Level Estimation of FPGA Power Consumption,” IEEE Design Automation Conference, Jan. 18-21, 2005, vol. 1, pp. 657-660.
Babay Assaf
Bitton Rony
Cohen Ilan
Melamed-Kohen Eyal
Freescale Semiconductor Inc.
Memula Suresh
LandOfFree
System and method for evaluating a dynamic power consumption... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for evaluating a dynamic power consumption..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for evaluating a dynamic power consumption... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4314518