Structure for integrated circuit for measuring set-up and...

Details Structure for integrated circuit for measuring set-up and... Structure for integrated circuit for measuring set-up and...

2011-04-19

2011-04-19

Lin, Sun J (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Logic design processing

C716S101000, C716S106000

Reexamination Certificate

active

07930663

ABSTRACT:
A design structure for an integrated circuit (IC) includes circuitry for measuring accurately at least one of set-up and hold times of a flip-flop included in the IC design. The circuitry uses data determined at the location of the flip-flop in the IC, and includes a first delay element driven by a first clock and configured to supply a zero-delay value of the first clock to a first flip-flop. The circuitry also includes a second delay element having a selectable delay, the second delay element configured to supply a first delayed version of the first clock to a second flip-flop, wherein an output of the first flip-flop is coupled to an input of the second flip-flop. A third delay element has a selectable delay and is coupled in series with the second delay element to supply a second delayed version of the first clock to a third flip-flop, and an output of the second flip-flop is coupled to an input of the third flip-flop. The second delayed version of the clock signal drives the third flip-flop to monitor the second flip-flop delay, the possible “pass set-up” state, and “pass hold” state outputs are determined for the second flip-flop based on a final test state of the second and third flip-flops.

REFERENCES:
patent: 5404311 (1995-04-01), Isoda
patent: 6090150 (2000-07-01), Tawada
patent: 6311148 (2001-10-01), Krishnamoorthy
patent: 6348826 (2002-02-01), Mooney et al.
patent: 6378113 (2002-04-01), Levitsky et al.
patent: 6421801 (2002-07-01), Maddux et al.
patent: 6456560 (2002-09-01), Arimoto et al.
patent: 6640330 (2003-10-01), Joshi
patent: 6732066 (2004-05-01), Krishnamoorthy
patent: 6904579 (2005-06-01), Katla et al.
patent: 7007215 (2006-02-01), Kinoshita et al.

Affiliated with

Also associated with

Rating

Structure for integrated circuit for measuring set-up and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure for integrated circuit for measuring set-up and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure for integrated circuit for measuring set-up and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2621124