LandOfFree - US Patents - Listing for Active solid-state devices (e.g., transistors, solid-state diode,Combined with electrical contact or lead,Flip chip

Selected: All

All

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9 ! " $ ' ( ) * , - / : < = > ? @ [ \ ] ^ ` { | } ~ €

Underfill and encapsulation of carrier substrate-mounted...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

UNDERFILL COMPOUNDS INCLUDING ELECTRICALLY CHARGED FILLER...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Underfill material to reduce ball limiting metallurgy...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Underfill of a bumped or raised die utilizing a barrier...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Underfill of bumped or raised die using a barrier adjacent to th

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Patent

[ 0.00 ] – not rated yet Voters 0 Comments 0

Underfilling process in a molded matrix array package using...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Underfilling process in a molded matrix array package using...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Utilization of die repattern layers for die internal...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Vertical conduction flip-chip device with bump contacts on...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Void-free circuit board and semiconductor package having the...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Void-free circuit board and semiconductor package having the...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Wafer level ball grid array

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Wafer level semiconductor component having thinned,...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Wafer level testing and bumping process

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Wafer scale packaging scheme

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Wafer scale thin film package

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Wafer with elevated contact structures

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Patent

[ 0.00 ] – not rated yet Voters 0 Comments 0

Warp-suppressed semiconductor device

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Wiring board and method of manufacturing the same, and...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

Wiring board and semiconductor device

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

[ 0.00 ] – not rated yet Voters 0 Comments 0

All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.

Canada

Charities
Companies
MP Candidates
Patents
Employee Salary Disclosure

World

Places of the World
Scientific Papers

United States

Banks
Companies
Counties
Patents
Employee Salary Disclosure