Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip
Reexamination Certificate
2008-03-04
2008-03-04
Weiss, Howard (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Flip chip
C257S575000, C257S930000, C257S789000, C361S783000
Reexamination Certificate
active
07339276
ABSTRACT:
Placing a flow modifier on a package substrate to create two flow fronts on a molded matrix array package. A flow modifier may be laid on a package substrate to a height that blocks off the bottom of other substrates (e.g., dice) coupled to the package substrate. By separating the top flow front and the bottom flow front, this process prevents the top flow front from wrapping around the sides of the substrates and trapping air below each substrate and in front of the bottom flow front.
REFERENCES:
patent: 5854507 (1998-12-01), Miremadi et al.
patent: 5883426 (1999-03-01), Tokuno et al.
patent: 6025648 (2000-02-01), Takahashi et al.
patent: 6121682 (2000-09-01), Kim
patent: 6324069 (2001-11-01), Weber
patent: 6563712 (2003-05-01), Akram et al.
patent: 6580169 (2003-06-01), Sakuyama et al.
Chee Choong Kooi
Krishnan Saravanan
Manepalli Rahul N.
Intel Corporation
Jalali Laleh
Rao Steven H
Weiss Howard
LandOfFree
Underfilling process in a molded matrix array package using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Underfilling process in a molded matrix array package using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Underfilling process in a molded matrix array package using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2790562