Search
Selected: T

Termination control circuit and method for global...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Termination control device, and universal serial bus system

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Termination enable: hardware and software controlled enable...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Termination for high frequency clock distribution path

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Termination of transmission lines using simultaneously...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Termination pair for a differential driver-differential...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Termination providing apparatus mounted on memory module or...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Termination resistance adjusting circuit

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Termination resistance circuit

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Termination structure for high speed, high pin density chips

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Termination switching based on data rate

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Ternary signal input circuit

Electronic digital logic circuitry – Three or more active levels
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Ternary/binary converter circuit

Electronic digital logic circuitry – Three or more active levels – With conversion
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Test circuit for semiconductor integrated logic circuit using tr

Electronic digital logic circuitry – With test facilitating feature
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Test circuit, selector, and semiconductor integrated circuit

Electronic digital logic circuitry – Tri-state
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Test device for on die termination

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Test device for on die termination

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Test methodology for direct interconnect with multiple fan-outs

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Test mode circuit of semiconductor device

Electronic digital logic circuitry – With test facilitating feature
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Test structures for simultaneous switching output (SSO)...

Electronic digital logic circuitry – With test facilitating feature
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.