Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Patent
1995-05-24
1996-07-23
Westin, Edward P.
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
327292, H03K 1716, H03K 19003
Patent
active
055393284
ABSTRACT:
To minimize skew and jitter imposed upon signals communicated along a printed circuit signal path a termination circuit is formed proximate the sink or receiving element of the signals. The termination circuit can be resistive, coupling the signal path to a supply power and to a ground potential.
REFERENCES:
patent: 4859877 (1989-08-01), Cooperman et al.
patent: 5003467 (1991-03-01), Donaldson et al.
patent: 5371417 (1995-12-01), Mirov et al.
Grebenkemper C. John
Kwan Kinying
Le Duc N.
Mikalauskas Frank
Mirov Russell N.
Roseen Richard
Tandem Computers Incorporated
Westin Edward P.
LandOfFree
Termination for high frequency clock distribution path does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Termination for high frequency clock distribution path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Termination for high frequency clock distribution path will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-715599