Search
Selected: All

Method and apparatus for detecting and correcting clock duty...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for distributing a self-synchronized...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for generating a clock signal from a plural

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for hardware timing optimizer

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for high speed data capture utilizing...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for improving data transfer

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for improving output skew for...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for optimizing clock distribution to...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for propagating a signal between synchronou

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for providing skew compensation using a...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for receive channel data alignment with...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing signal timing skew on a...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus for reducing signal timing skew on a...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and apparatus to enforce clocked circuit...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and circuit for initializing a de-skewing buffer in a...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for detecting phase-locked loop (PLL)...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method and system for reducing signal skew by switching...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for adjusting monitor clock phase that selects scaler...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for correcting clock duty cycle skew by adjusting a...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for generating a signal pulse sequence with a...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.