Method and apparatus for generating a clock signal from a plural

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327147, 331 25, G06F 104

Patent

active

060819057

ABSTRACT:
A PLL circuit for selecting a clock signal from among a plurality of clock signals having different phases is disclosed. The PLL circuit includes a selector for selecting at least one of the plurality of clock signals. Duty cycle distortion is avoided by ensuring that at least one of the clock signals is always selected to drive the output of the PLL circuit, P.sub.out. In one implementation, at least two of the clock signals are selected at a given time, so that at least one of the selected signals is always driving the output during a transition from one set of selected clock signals to another set of selected clock signals. In another implementation, the selector activates a desired clock signal before deactivating the currently selected clock signal, so that at least one of the clock signals is always selected. More than two phases can be simultaneously selected, for example, if there is a large capacitive load on the output signal, P.sub.out. The PLL circuit can be programmed to select only one clock phase at lower clock speeds.

REFERENCES:
patent: 5218314 (1993-06-01), Efendovich et al.
patent: 5574757 (1996-11-01), Ogawa
patent: 5646968 (1997-07-01), Kovacs et al.
patent: 5663687 (1997-09-01), Kozu
J. Sonntag & R.H. Leonowich, "A Monolithic CMOS 10MHz DPLL for Burstmode Data Retiming", pp. 194-195, International Solid-State Circuits Conference (1990).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for generating a clock signal from a plural does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for generating a clock signal from a plural, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for generating a clock signal from a plural will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1793599

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.