Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2000-10-25
2004-04-27
Treat, William M. (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S011000, C712S022000
Reexamination Certificate
active
06728863
ABSTRACT:
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
N/A
BACKGROUND OF THE INVENTION
The present invention relates generally to SIMD array processors, and more specifically to SIMD array processors having improved data transfer efficiency between processing elements incorporated therein.
Single-Instruction Multiple-Data (SIMD) array processors are known which comprise multi-dimensional arrays of interconnected processing elements executing the same instruction simultaneously on a plurality of different data samples. For example, an SIMD array processor may include a two-dimensional array of processing elements in which each processing element is connected to its four (4) nearest neighboring processing elements to form a “North, East, West, South (NEWS) array”. In such NEWS arrays, each processing element can communicate directly with its North, East, West, and South neighbors.
One aspect of the typical SIMD array processor that limits the rate at which the processing elements can communicate with each other is that one or more of the neighboring processing elements with which a particular processing element communicates may be physically located on a different Application Specific Integrated Circuit (ASIC) and/or on a different Printed Circuit Board (PCB). For example, when a processing element directly accesses a multi-bit data sample from a neighboring processing element physically located on a different ASIC or a different PCB, a significant amount of time may be required for that data sample to propagate between the ASIC's or PCB's. To account for this propagation time, communication registers used in processing elements of the typical SIMD array processor are generally clocked at relatively low speeds. However, clocking communication registers at such low speeds may cause many operating cycles of a processing element to be wasted while the processing element waits for the data transfer to complete. As a result, the typical SIMD array processor may not be suitable for some high-speed data processing applications.
It would therefore be desirable to have an SIMD array processor that has improved data transfer efficiency between processing elements incorporated therein. Such an SIMD array processor would transfer data samples more efficiently whether or not neighboring processing elements are located on the same ASIC or PCB.
BRIEF SUMMARY OF THE INVENTION
In accordance with the present invention, an SIMD array processor is provided in which data transfer efficiency is enhanced between processing elements included therein. The SIMD array processor includes a plurality of mesh-connected processing elements configured in a multi-dimensional array. Each processing element includes at least one “narrow” memory buffer, at least one “wide” data register, and at least one “wide” communication register. The narrow memory buffer is adapted to transfer data serially between a memory and the wide data register; and, the wide data register is adapted to transfer data directly to the wide communication register. Further, the wide communication register is adapted to transfer data directly to the communication register of a neighboring processing element while the memory buffer accesses data from memory. In a preferred embodiment, the memory buffer has a width of one (1) bit to allow bit-serial data transfer between the memory and the wide data register while the wide communication register transfers data in parallel to (from) the communication register of the neighboring processing element.
Other features, functions, and aspects of the invention will be evident from the Detailed Description of the Invention that follows.
REFERENCES:
patent: 4270169 (1981-05-01), Hunt et al.
patent: 4270170 (1981-05-01), Reddaway
patent: 4621339 (1986-11-01), Wagner et al.
patent: 4720780 (1988-01-01), Dolecek
patent: 4727503 (1988-02-01), McWhirter
patent: 4985832 (1991-01-01), Grondalski
patent: 4992933 (1991-02-01), Taylor
patent: 5038386 (1991-08-01), Li
patent: 5133073 (1992-07-01), Jackson et al.
patent: 5157785 (1992-10-01), Jackson et al.
patent: 5164913 (1992-11-01), Guilfoyle et al.
patent: 5165023 (1992-11-01), Gifford
patent: 5179714 (1993-01-01), Graybill
patent: 5193202 (1993-03-01), Jackson et al.
patent: 5212777 (1993-05-01), Gove et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5253308 (1993-10-01), Johnson
patent: 5371896 (1994-12-01), Gove et al.
patent: 5410727 (1995-04-01), Jaffe et al.
patent: 5450604 (1995-09-01), Davies
patent: 5457789 (1995-10-01), Dietrich, Jr. et al.
patent: 5471627 (1995-11-01), Means et al.
patent: 5535410 (1996-07-01), Watanabe et al.
patent: 5577262 (1996-11-01), Pechanek et al.
patent: 5581773 (1996-12-01), Glover
patent: 5588152 (1996-12-01), Dapp et al.
patent: 5590356 (1996-12-01), Gilbert
patent: 5630162 (1997-05-01), Wilkinson et al.
patent: 5673396 (1997-09-01), Smolansky et al.
patent: 5710932 (1998-01-01), Hamanaka et al.
patent: 5717943 (1998-02-01), Barker et al.
patent: 5752068 (1998-05-01), Gilbert
patent: 5809292 (1998-09-01), Wilkinson et al.
patent: 5822608 (1998-10-01), Dieffenderfer et al.
patent: 5842031 (1998-11-01), Barker et al.
patent: 5892962 (1999-04-01), Cloutier
patent: 5933650 (1999-08-01), van Hook et al.
patent: 5963746 (1999-10-01), Barker et al.
patent: 6038580 (2000-03-01), Yeh
patent: 6085304 (2000-07-01), Morris et al.
patent: 6185667 (2001-02-01), Abercrombie et al.
patent: 6425068 (2002-07-01), Vorbach et al.
A Reconfugurable Processor Array with Routing LSIs and General Purpose DSPs; Jacob Levison, et al.; pp. 102-116; IEEE 1992.
A Single-Chip, 1.6 Billion, 16-b MAC/s Multiprocessor DSP; B. Ackland, et al.; pp. 412-424; IEEE Journal of Solid-State Circuits; vol. 35 No. 3; Mar. 2000.
A 450-MHz RISC Microprocessor with Enhanced Instruction Set and Copper Connect; Carmine Nicoletta; et al.; pp. 1478-1491; IEEE Journal of Sold-State Circuits; vol. 34 No. 11; Nov. 1999.
Jackson James H.
Kraus Thomas D.
Assabet Ventures
Treat William M.
Weingarten Schurgin, Gagnebin & Lebovici LLP
LandOfFree
Wide connections for transferring data between PE's of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wide connections for transferring data between PE's of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wide connections for transferring data between PE's of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3186424