Balanced load memory and method of operation
Bi-directional data bus scheme with optimized read and write cha
Bi-directional data bus scheme with optimized read and write cha
Block RAM with reset
Block RAM with reset to user selected value
Block write circuit and method for wide data path memory device
Block write circuit and method for wide data path memory devices
Buffered bit-line for faster sensing and higher data rate in mem