Search
Selected: M

Method for programming a programmable gate array having shared s

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for programming complex PLD having more than one function

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for programming/parallel programming of onboard flash...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for protecting a security real time clock generator...

Electronic digital logic circuitry – Security
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for protecting an ASIC by resetting it after a predetermi

Electronic digital logic circuitry – Security
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for providing a plurality of hierarchical signal paths in

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for providing two modes of I/O pad termination

Electronic digital logic circuitry – Interface – Current driving
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for rapidly propagating a fast edge of an output...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for reducing switching noise in a programmable logic devi

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for selecting optimal I/O buffer

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for selecting slew rate for a programmable device

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for self-reconfiguration of logic in a field programmable

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for setting a termination voltage and an input circuit

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for sharing configuration data for high logic density...

Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for simultaneous programming of in-system programmable in

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for simultaneous programming of multiple antifuses

Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for skipping a latch in timing-sensitive dynamic...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for solid state thermal electric logic

Electronic digital logic circuitry – With test facilitating feature
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for termination of signal lines with discrete biased...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for testing an electronic circuit by logically combining

Electronic digital logic circuitry – With test facilitating feature
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.