Architecture of a multiple array high density programmable logic
Architectures for programmable logic devices
Area efficient routing architectures for programmable logic...
Arithmetic and logic function circuits optimized for datapath la
Array of programmable cells with customized interconnections
Asynchronous latch design for field programmable gate arrays
Automatic disabling of SCSI bus terminators
Automatic enabling/disabling of termination impedance for a comp