Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1996-01-31
1998-05-05
Harvey, Jack B.
Electronic digital logic circuitry
Multifunctional or programmable
Array
395283, 326 30, G06F 1300
Patent
active
057489106
ABSTRACT:
A system and method for automatically enabling and disabling a termination impedance circuit for a computer bus. A peripheral device on the computer bus has two external bus connectors. A connector cover is provided for at least one of the peripheral bus connectors. The connector cover must be removed before a mating bus cable connector can be attached. The presence or absence of the connector cover is detected by sensor within the peripheral device. If a connector cover is detected, one of the peripheral bus connectors must be open (not connected to the bus) and termination is enabled. If a connector cover is not detected, termination is disabled. In one embodiment, the connector cover has a projection that passes into the peripheral device. In an alternative embodiment, a reflective surface is used. The cover may optionally be captured by a hinged edge or attached via a tether.
REFERENCES:
patent: 5313595 (1994-05-01), Lewis et al.
patent: 5434516 (1995-07-01), Kosco
Etienne Ario
Harvey Jack B.
Hewlett--Packard Company
Winfield Augustus W.
LandOfFree
Automatic enabling/disabling of termination impedance for a comp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic enabling/disabling of termination impedance for a comp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic enabling/disabling of termination impedance for a comp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-67351