Balanced bitcell design for a multi-port register file
Bitline twisting scheme for multiport memory
Bitline/dataline short scheme to improve fall-through timing...
Block RAM having multiple configurable write modes for use...
Buffer memory arrays having nonlinear columns for providing para
Buffer using two-port memory
Bus connection circuit for read operation of multi-port...