Search
Selected: All

System and method for implementing self-timed decoded data...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for improving performance of dynamic circuits

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for improving signal propagation

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for improving signal propagation

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for improving speed of operation of...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for increasing a drive signal and...

Electronic digital logic circuitry – Significant integrated structure – layout – or layout...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for interfacing signals with a processing elem

Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for isolation of varying-power backed memory c

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for level translation in serial data...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for observing information transmitted...

Electronic digital logic circuitry – With test facilitating feature
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for open drain/open collector structures...

Electronic digital logic circuitry – Tri-state
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for power domain isolation

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for power gating

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for protecting configuration data for a...

Electronic digital logic circuitry – Security
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for providing a fast turn on bias circuit...

Electronic digital logic circuitry – Function of and – or – nand – nor – or not – Bipolar transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for providing capacitive spare fill cells...

Electronic digital logic circuitry – Reliability – Redundant
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for providing live insertion

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for providing power managed CML...

Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for reducing latency in a dynamic circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for reducing leakage current in dynamic...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.