Fault identification by voltage potential signature
Fault tolerant selection of die on wafer
Final stage clock buffer in a clock distribution network
FPGA powerup to known functional state
Canada
World
United States