Test circuit for semiconductor integrated logic circuit using tr
Test mode circuit of semiconductor device
Test structures for simultaneous switching output (SSO)...
Testing hot carrier induced degradation to fall and rise time of
Tie-up and tie-down circuits with a primary input for testabilit