Search
Selected: H

High voltage tolerance output stage

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High voltage tolerance output stage

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High voltage tolerant CMOS input/output circuit

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High voltage tolerant I/O buffer

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High voltage tolerant input/output circuit

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High voltage tolerant off chip driver circuit

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High voltage tolerant output buffer

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High voltage tolerant output buffer

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High voltage tolerant output buffer

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High voltage tolerant receivers

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High voltage withstanding circuit and voltage level shifter

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High-speed asynchronous digital signal level conversion circuit

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High-speed low-power consumption interface circuit

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High-voltage level tolerant transistor circuit

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High-voltage tolerant input buffer in low-voltage technology

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High-voltage tolerant power-rail ESD clamp circuit for...

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High-voltage tolerant power-rail ESD clamp circuit for...

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

High-voltage-tolerant output buffers in low-voltage technology

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Hybrid CVSL pass-gate level-converting sequential circuit...

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Hybrid data processing system including pulsed-power-supply CMOS

Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.