Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate
2007-11-20
2010-02-16
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Interface
Supply voltage level shifting
C326S068000, C327S333000
Reexamination Certificate
active
07663403
ABSTRACT:
Provided is a high-speed asynchronous digital signal level conversion circuit converting an input signal of a first voltage level into a signal of a second voltage level. The conversion circuit is able to operate at high speed by connecting first and second nodes, at which the input signal of the first voltage level is converted to the signal of the second voltage level, to a second power source voltage of the second voltage level for fast voltage level conversion when the voltage level of the input signal is changed.
REFERENCES:
patent: 5473268 (1995-12-01), Declercq et al.
patent: 5698993 (1997-12-01), Chow
patent: 6043699 (2000-03-01), Shimizu
patent: 6046621 (2000-04-01), Crowley
patent: 6414534 (2002-07-01), Wang et al.
patent: 6437627 (2002-08-01), Tran et al.
patent: 6864718 (2005-03-01), Yu
patent: 6888394 (2005-05-01), Cleary et al.
patent: 7034572 (2006-04-01), Kim et al.
patent: 7180329 (2007-02-01), Sia et al.
patent: 7224202 (2007-05-01), Pauletti
patent: 7310012 (2007-12-01), Chen
patent: 7449933 (2008-11-01), Goncalves et al.
patent: 2004/0164766 (2004-08-01), Yu
patent: 07-193488 (1995-07-01), None
patent: 2000-091894 (2000-03-01), None
patent: 2004-343396 (2004-12-01), None
patent: 2006-121654 (2006-05-01), None
patent: 2006-261981 (2006-09-01), None
patent: 10-0282282 (2000-11-01), None
patent: 2006-0010358 (2006-02-01), None
patent: 2006-0106106 (2006-10-01), None
patent: 03/007477 (2003-01-01), None
F. Ishihara, et al., “Level conversion for dual-supply systems” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, No. 2 (Feb. 2004), pp. 185-195.
S. Kulkarni, et al., “High performance level conversion for dual VDD design” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, No. 9 (Sep. 2004), pp. 926-936.
Cho Min Hyung
Kim Kwi Dong
Kwon Chong Ki
Crawford Jason
Electronics and Telecommunications Research Institute
Rabin & Berdo PC
Tan Vibol
LandOfFree
High-speed asynchronous digital signal level conversion circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed asynchronous digital signal level conversion circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed asynchronous digital signal level conversion circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4189230