Timing adjustment of clock signals in a digital circuit
Timing circuit for high speed memory
Timing skew compensation technique for parallel data channels
Unbalanced clock tree for a digital interface between an...
Variably controlled delay line for read data capture timing...
Wavefront clock synchronization
Wavefront clock synchronization
Wavefront clock synchronization