Multimode system for calibrating a data strobe delay for a...
Multinode computer system with distributed clock...
Multiple clock domain microprocessor
Multiple clock domain microprocessor
Multiple internal phase-locked loops for synchronization of chip
Multiple timer architecture with pipelining
Multiple transmit data rates in programmable logic device...
Multiprocessor, memory accessing method for multiprocessor, tran