Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2006-10-31
2006-10-31
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Reexamination Certificate
active
07131024
ABSTRACT:
A serial interface for a programmable logic device provides multiple data rates in different channels by generating a central serial clock and providing at least one divider in each channel that can divide the central clock by different integer values. For additional variation in clock rate, two or more different central clocks can be provided, with each channel then being able to divide any of the central clocks to provide the desired local clock. Lower speed parallel clocks can be generated locally by further dividing the divided serial clock. Alternatively, the central serial clock or clocks may be divided centrally to provide a central parallel clock or clocks which can then be used locally as a local parallel clock.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4025865 (1977-05-01), Munday et al.
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 5341091 (1994-08-01), Kurita
patent: 5586308 (1996-12-01), Hawkins et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5802103 (1998-09-01), Jeong
patent: 5809281 (1998-09-01), Steele et al.
patent: 5811987 (1998-09-01), Ashmore et al.
patent: 5903746 (1999-05-01), Swoboda et al.
patent: 5909126 (1999-06-01), Cliff et al.
patent: 6031428 (2000-02-01), Hill
patent: 6055644 (2000-04-01), Henkel
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6240471 (2001-05-01), Schlueter et al.
patent: 6270350 (2001-08-01), Christopher
patent: 6282184 (2001-08-01), Lehman et al.
patent: 6370603 (2002-04-01), Silverman et al.
patent: 6388591 (2002-05-01), Ng
patent: 6407576 (2002-06-01), Ngai et al.
patent: 6708239 (2004-03-01), Ellerbrock et al.
patent: 6731142 (2004-05-01), Wang et al.
patent: 2001/0033188 (2001-10-01), Aung et al.
patent: 2002/0110210 (2002-08-01), May et al.
patent: 2002/0190751 (2002-12-01), Lee et al.
patent: 2003/0052709 (2003-03-01), Venkata et al.
patent: 2003/0123596 (2003-07-01), Tolson
patent: 2003/0155955 (2003-08-01), Andrasic et al.
patent: 2004/0205432 (2004-10-01), Gage et al.
Agere Systems, Inc., “ORCA ORT82G5 0.622/1.0-1.25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC,” Preliminary Data Sheet, pp. 1-35 (Jul. 2001).
Agere Systems, Inc., “ORCA ORT8850 Field-Programmable System Chip (FPSC) Eight Channel x 850 Mbits/s Backplane Transceiver,” Product Brief, pp. 1-6 (Jul. 2001).
Agere Systems, Inc., “ORCA ORT8850 Field-Programmable System Chip (FPSC) Eight Channel x 850 Mbits/s Backplane Transceiver,” Product Brief, pp. 1-36 (Aug. 2001).
Cook, Barry M., “IEEE 1355 Data-Strobe Links: ATM Speed at RS232 Cost,”Microprocessors and Microsystems, vol. 21, No. 7-8, pp. 421-428 (Mar. 30, 1998).
Electronic Trend Publications, Inc., “Lucent Introduces 10Gb/s Ethernet FPGAs,”Programmable Logic News and Views, vol. 9, No. 11, pp. 7-8 (Nov. 2000).
Konstas, Jason, “Converting Wide, Parallel Data Buses to High Speed Serial Links,”International IC '99 Conference Proceedings, pp. 19-30 (1991).
Lemme, Helmuth, “Schnelle Chips Für ‘Flaschenhälse’,”Elektonik, vol. 40, No. 22, pp. 104-109 (Oct. 29, 1991).
Lucent Technologies, Inc., “Protocol Independent Gigabit Backplane Transceiver Using Lucent OTR4622/ORT8850 FPSCs,” Application Note, pp. 1-10 (Jun. 2000).
Lucent Technologies, Inc., “ORCA ORT82G5 0.622/1.0-1.25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC,” Product Brief, pp. 1-8 (Feb. 2001).
Xilinx, Inc.,Virtex-II Pro Platform FPGA Handbook(UG012 Version 1.0), pp. 1-6, 27-32, 121-126, and 162-180 (Jan. 31, 2002).
Xilinx, Inc., Rocket I/O Transceiver User Guide (UG024 Version 1.2), pp. 1-106 (Feb. 25, 2002).
Lee Chong H
Patel Rakesh
Venkata Ramanand
Altera Corporation
Fish & Neave IP Group of Ropes & Gray LLP
Ingerman Jeffrey H.
Lee Thomas
Tran Vincent
LandOfFree
Multiple transmit data rates in programmable logic device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple transmit data rates in programmable logic device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple transmit data rates in programmable logic device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3700480