Intra-instruction fusion
Introduction sequencer for network structure microprocessor
Invalidating instructions in fetched instruction blocks upon pre
IP relative addressing
Irregular network
Isochronous pipelined processor with deterministic control
Issue unit for placing a processor into a gradual slow mode...
Issuing load-dependent instructions in an issue queue in a...
Iteratively processing data segments by concurrently...