Invalidating instructions in fetched instruction blocks upon pre

Details Invalidating instructions in fetched instruction blocks upon pre Invalidating instructions in fetched instruction blocks upon pre

1997-01-10

1999-09-21

Kim, Kenneth S.

Electrical computers and digital processing systems: processing

Processing control

Branching

712206, 712239, 712240, G06F 938

Patent

active

059548150

ABSTRACT:
A computing system that contains an apparatus comprising an instruction memory to store a plurality of lines of a plurality of instructions, and a branch memory to store a plurality of branch prediction entries, each branch prediction entry containing information for predicting whether a branch designated by a branch instruction stored in the instruction memory will be taken when the branch instruction is executed. Each branch prediction entry includes a branch target field for indicating a target address of a line containing a target instruction to be executed if the branch is taken, a destination field indicating where the target instruction is located within the line indicated by the branch target address, and a source field indicating where the branch instruction is located within the line corresponding to the target address. A counter stores an address value used for addressing the instruction memory, and an incrementing circuit increments the address value in the counter for sequentially addressing the lines in the instruction memory during normal sequential operation. A counter loading circuit loads the target address into the counter when the branch prediction entry predicts the branch designated by the branch instruction stored in the instruction memory will be taken when the branch instruction is executed, causing the line containing the target instruction to be fetched and entered into the pipeline immediately after the line containing the branch instruction. An invalidate circuit invalidates any instructions following the branch instruction in the line containing the branch instruction and prior to the target instruction in the line containing the target instruction.

REFERENCES:
patent: 4580214 (1986-04-01), Kubo et al.
patent: 4635194 (1987-01-01), Burger et al.
patent: 4682284 (1987-07-01), Schrofer
patent: 4777587 (1988-10-01), Case et al.
patent: 4984154 (1991-01-01), Hanatani et al.
patent: 5043868 (1991-08-01), Kitamura et al.
patent: 5121502 (1992-06-01), Rau et al.
patent: 5133077 (1992-07-01), Karne et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5233694 (1993-08-01), Hotta et al.
patent: 5247628 (1993-09-01), Grohoski
patent: 5267350 (1993-11-01), Matsubara et al.
patent: 5283873 (1994-02-01), Steely, Jr. et al.
patent: 5297281 (1994-03-01), Emma et al.
patent: 5299321 (1994-03-01), Iizuka
patent: 5317701 (1994-05-01), Reininger et al.
patent: 5333281 (1994-07-01), Nishikawa et al.
patent: 5367703 (1994-11-01), Levitan
patent: 5404552 (1995-04-01), Ikenaga
patent: 5414822 (1995-05-01), Saito et al.
patent: 5553254 (1996-09-01), Berstis et al.
Young, H.C. et al., "An Intelligent I-Cache Prefetch Mechanism", Proceedings IEEE International Conference on Computer Design: VLSI in Computers & Processors, Oct. 3-6, 1993, pp. 44-49.
Supplementary European Search Report from EP 95 90 2965, completed Feb. 25, 1997, 2 pages.
International Search Report from PCT/JP94/02112, completed Feb. 15, 1995, 3 pages, with translation.
Supplementary Partial European Search Report from EP 95 90 2965, completed Sep. 27, 1996, 2 pages.
Slater, M., Microprocessor Report The Insider's Guide to Microprocessor Hardware, "Second-Generation i860 Premiers as i860XP", vol. 5, No. 11, pp. 5-9, 1991.
Hot Chips IV Symposium, Stanford University, Aug. 9-11, 1992, Message from the Programs Chairs, Message from the General Chair, Sunday tutorial schedule, Monday schedule, Tuesday schedule, and pp. 1.2.2-1.2.13.
Case, B., Microprocessor Report The Insider's Guide to Microprocessor Hardware, "IBM Delivers Firsts PowerPC Microprocessor", vol. 6, No. 14, pp.5-10, 1992.
Case, B. et al., Microprocessor Report The Insider's Guide to Microprocessor Hardware, "DEC Enters Microprocessor Business with Alpha", vol. 6, No. 3, pp.5-14, 1992.
Hot Chips V Symposium, Stanford University, Aug. 8-10, 1993, Message from the General Chair, Message from the Program Co-Chairs, Sunday tutorial schedula, Monday schedule, Tuesday schedule, and pp. 8.1.1-8.1.9.
Hot Chips V Symposium, Stanford University, Aug. 8-10, 1993, Message from the General Chair, Message from the Program Co-Chairs, Sunday tutorial schedule, Monday schedule, Tuesday schedule, and pp. 1.3.1-1.3.12.
Case, B., Microprocessor Report, "Intel Reveals Pentium Implementation Details", pp. 9-17, 1993.

Affiliated with

Also associated with

Rating

Invalidating instructions in fetched instruction blocks upon pre does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Invalidating instructions in fetched instruction blocks upon pre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Invalidating instructions in fetched instruction blocks upon pre will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-75907