Dual access instruction and compound memory access...
Dual function system and method for shuffling packed data elemen
Dual microcode RAM address mode instruction execution using...
Dyadic DSP instruction predecode signal selective...
Dynamically variable length CPU pipeline for efficiently executi