Fast stub and frame technology for virtual machine optimization
Fixed shift amount variable length instruction stream...
Floating point register stack management for CISC
Floating point unit pipeline synchronized with processor...
Forcing regularity into a CISC instruction set by padding...
Functional-level instruction-set computer architecture for...
Fusing load and alu operations
Fusing load and alu operations
Fusion of processor micro-operations