Controlling global bit line pre-charge time for high speed...
Controlling the precharge operation in a DRAM array in a...
Coupling circuit and method for discharging a non-selected bit l
Cross-coupled bitline segments for generalized data propagation
Current limit circuit and semiconductor memory device
Current sense amp for static memory cell
Current sense amplifier for RAMs
Cycle time reduction using an early precharge