Reduced skew timing scheme for write circuitry used in...
Reducing power consumption in on-chip memory devices
Reducing read data strobe latency in a memory system
Reference voltage generator for CMOS memories
Register read for volatile memory
Register read for volatile memory
Relaxed write timing for a memory device
Reliability clock domain crossing
ROM/RAM overlap circuit