Reducing power consumption in on-chip memory devices

Details Reducing power consumption in on-chip memory devices Reducing power consumption in on-chip memory devices

1988-10-12

1990-06-05

Popek, Joseph A.

Static information storage and retrieval

Addressing

Sync/clocking

365203, G11C 700

Patent

active

049320017

ABSTRACT:
An on-chip semiconductor memory device in which power consumption is significantly decreased by restricting pre-charging of the bit lines to only those clock cycles for which there is a change in word line address.

REFERENCES:
patent: 4612631 (1986-09-01), Ochii

Affiliated with

Also associated with

Rating

Reducing power consumption in on-chip memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reducing power consumption in on-chip memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing power consumption in on-chip memory devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-497263