Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2007-05-29
2007-05-29
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S230030, C365S236000
Reexamination Certificate
active
11304166
ABSTRACT:
A data communications system is disclosed. The data communications system comprises two clock domains. A first clock domain includes a transmitter and a first clock signal. A second clock domain includes a receiver and a second clock signal. The transmitter conveys the first clock signal and a data signal to the receiver. The receiver: (a) counts a first number of transitions of the second clock signal in response to detecting a transition of the first clock signal; (b) maintains a first count of the number of transitions of the second clock signal; (c) samples the data signal and maintains a second count of the number of transitions of the second clock signal in response to detecting the first count equals a first pre-determined value; and (d) samples the data signal and resets the second count in response to detecting the second count equals a second pre-determined value.
REFERENCES:
patent: 5661732 (1997-08-01), Lo et al.
patent: 5825785 (1998-10-01), Barr et al.
patent: 5982189 (1999-11-01), Motika et al.
patent: 5987635 (1999-11-01), Kishi et al.
patent: 5995443 (1999-11-01), Farmwald et al.
patent: 6085346 (2000-07-01), Lepejian et al.
patent: 6148426 (2000-11-01), Kim et al.
patent: 6205564 (2001-03-01), Kim et al.
patent: 6249893 (2001-06-01), Rajsuman et al.
patent: 6310814 (2001-10-01), Hampel et al.
patent: 6330645 (2001-12-01), Harriman
patent: 6442723 (2002-08-01), Koprowski et al.
patent: 6560740 (2003-05-01), Zuraski, Jr. et al.
patent: 6587979 (2003-07-01), Kraus et al.
patent: 6603706 (2003-08-01), Nystuen et al.
patent: 6636997 (2003-10-01), Wong et al.
patent: 6654920 (2003-11-01), Hetherington et al.
patent: 6658611 (2003-12-01), Jun
patent: 6658617 (2003-12-01), Wong
patent: 6661266 (2003-12-01), Variyam et al.
patent: 6665828 (2003-12-01), Arimilli et al.
patent: 6671838 (2003-12-01), Koprowski et al.
patent: 6681337 (2004-01-01), Smith et al.
patent: 6681359 (2004-01-01), Au et al.
patent: 6684358 (2004-01-01), Rajski et al.
patent: 6819730 (2004-11-01), He
patent: 6901543 (2005-05-01), Dorsey
patent: 6918016 (2005-07-01), Magro
patent: 6981191 (2005-12-01), Dorsey
patent: 6996760 (2006-02-01), Dorsey
patent: 2003/0074618 (2003-04-01), Dorsey
patent: 2003/0074619 (2003-04-01), Dorsey
patent: 2003/0074620 (2003-04-01), Dorsey
patent: 2004/0012577 (2004-01-01), Naegle et al.
patent: 0848329 (1998-06-01), None
Chua, Jr. Leandro A.
Doblar Drew G.
Risk Gabriel C.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Rankin Rory D.
Sun Microsystems Inc.
LandOfFree
Reliability clock domain crossing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reliability clock domain crossing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reliability clock domain crossing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3789442