Search
Selected: All

Synchronization of clock signals in a multi-clock domain

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronization of programmable multiplexers and demultiplexers

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronization of programmable multiplexers and demultiplexers

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronizer circuit and method for reducing the occurrence of m

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronizing interface device for computer facilities

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronizing logic avoiding metastability

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Metastable state prevention
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronizing signals between clock domains

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronous clock multiplexing and output-enable

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronous contention prevention logic for bi-directional signa

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronous differential logic system for hyperfrequency operati

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronous integrated circuit device utilizing an...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronous self-timed clock pulse circuit having improved power

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for balancing capacitively coupled signal...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for glitch detection in a secure...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for glitch detection in a secure...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for implementing self-timed decoded data...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for improving performance of dynamic circuits

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for reducing latency in a dynamic circuit

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for reducing leakage current in dynamic...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System and method for reducing power-on transient current...

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.