Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent
1996-06-28
1998-06-16
Santamauro, Jon
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
326 26, 326 37, 326 82, 395728, H03K 190175, G06F 1320
Patent
active
057677018
ABSTRACT:
A synchronous contention prevention circuit for a bi-directional bus. The synchronous contention prevention circuit comprises a synchronous anticontention circuit coupled to a first input/output circuit. The synchronous anticontention circuit receives a driver select signal and a clock signal. The first input/output circuit has a first input coupled to the synchronous anticontention circuit and a first output. When the driver select signal is in a first logic state, the first input/output circuit is disabled from driving the first output. Subsequently, the driver select signal transitions from the first logic state to a second logic state. After the driver select signal transition to the second logic state, the synchronous anticontention circuit generates a first signal in response to a first transition of the clock signal. The synchronous anticontention circuit then generates a second signal in response to the first signal and a second transition of the clock signal. The second signal enables the first input/output circuit to drive the first output. The first output may be coupled to a bi-directional bus.
REFERENCES:
patent: 4870302 (1989-09-01), Freeman
patent: 4987319 (1991-01-01), Kawana
patent: 5086427 (1992-02-01), Whittaker et al.
patent: 5136185 (1992-08-01), Fleming et al.
patent: 5248908 (1993-09-01), Kimura
patent: 5251305 (1993-10-01), Murphy, Jr. et al.
patent: 5394034 (1995-02-01), Becker et al.
patent: 5424982 (1995-06-01), Kato
patent: 5646553 (1997-07-01), Mitchell et al.
patent: 5648733 (1997-07-01), Worrell et al.
Choy Garrett
Graf, III W. Alfred
Cypress Semiconductor Corp.
Santamauro Jon
LandOfFree
Synchronous contention prevention logic for bi-directional signa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous contention prevention logic for bi-directional signa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous contention prevention logic for bi-directional signa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1730119