Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate
2005-08-09
2005-08-09
Donaghue, Larry D. (Department: 2154)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Commitment control or register bypass
C712S023000
Reexamination Certificate
active
06928533
ABSTRACT:
An out-of-order issue mechanism for a data processing system allows two out-of-order instructions to be issued to independent “pipes” from a window of four instructions currently queued for execution. If the two pipes execute floating pipe operations, dependencies between a computationally intensive floating point unit instruction (referred to as an fpu rr instruction) and the two previous computational intensive instructions having a target and a floating point register (the “fpr target”) are tracked to provide a mechanism that quickly determines when dependent data is available from one of the floating point unit pipes. The data is then used to preempt the issue of a dependent instruction until data is available. Additionally, this out-of-order issue mechanism recognizes when consecutive instructions are dependent upon a same operand. In this situation, the mechanism prioritizes the first of the two instructions to be issued to the pipe satisfying the dependency, while the second instruction is preempted in favor of issuing an independent instruction or an instruction whose dependent data has already been made available to the other pipe when such an instruction is waiting in a queue.
REFERENCES:
patent: 5553256 (1996-09-01), Fetterman et al.
patent: 5559975 (1996-09-01), Christie et al.
patent: 5615350 (1997-03-01), Hesson et al.
patent: 5625789 (1997-04-01), Hesson et al.
patent: 5632023 (1997-05-01), White et al.
patent: 5664136 (1997-09-01), Witt et al.
patent: 5666506 (1997-09-01), Hesson et al.
patent: 5761474 (1998-06-01), Lesartre et al.
patent: 5805470 (1998-09-01), Averyll
patent: 5826070 (1998-10-01), Olson et al.
patent: 5832292 (1998-11-01), Nguyen et al.
patent: 5850533 (1998-12-01), Panwar et al.
patent: 5867724 (1999-02-01), McMahon
patent: 5878266 (1999-03-01), Goddard et al.
patent: 5881308 (1999-03-01), Dwyer
patent: 5926642 (1999-07-01), Favor
patent: 5956747 (1999-09-01), Wilhem et al.
patent: 5958047 (1999-09-01), Panwar et al.
patent: 5978912 (1999-11-01), Rakavy et al.
patent: 5987600 (1999-11-01), Papworth et al.
patent: 5996065 (1999-11-01), Makineni et al.
patent: 5999727 (1999-12-01), Panwar et al.
patent: 0432774 (1990-12-01), None
patent: 0778519 (1996-11-01), None
Murakami et al.; “SIMP (single instruction stream/multiple instruction pipelining): a novel high-speed single-processor architecture”; IEEE 16th ann. Int. Symp. Comp. Arch.; pp. 78-83, Jun. 1989.
Jourdan et al.; “A high out-of-order issue symmetric superpipeline super microprocessor”; IEEE EUROMICRO 94; pp. 338-345, Sep. 1994.
Wang et al.; “I-Net mechanism for issuing multiple instructions”; IEEE CH2617-9/88/000/0088; pp. 88-95, Sep. 1988.
Pickett et al.; “Enhanced superscalar hardware: the schedule table”; ACM—Proc. Conf. Supercomputing '93; pp. 636-644, Nov. 1993.
Endecott; “Superscalar instruction issue in an asynchronous microprocessor”; IEE Proc. Comp. and Digital Techniques; pp. 266-272, Sep. 1996.
Peleg et al.; “Future trends in microprocessors: out-of-order execution speculative branching and their CISC performance potential”; IEEE 17th Convention of Elect. and electronic Eng. in Israel; pp. 263-266, Mar. 1991.
Aagaard et al.; “A framework for specifying and designing pipelines”; IEEE ICCD '93; pp. 548-551, Oct. 1993.
Stone: Chapter 3 of“High-performance computing”; Addison-Wesley Pub. Co., 1987.
Eisen Susan Elizabeth
Phillips James Edward
Carwell Robert M.
Donaghue Larry D.
International Business Machines - Corporation
Winstead Sechrest & Minick P.C.
LandOfFree
Data processing system and method for implementing an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing system and method for implementing an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system and method for implementing an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3497117