Data processing apparatus with register file bypass

Details Data processing apparatus with register file bypass Data processing apparatus with register file bypass

2005-01-04

2005-01-04

Chan, Eddie (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Commitment control or register bypass

C712S219000

Reexamination Certificate

active

06839831

ABSTRACT:
A data processing apparatus includes first (78) and second (80) functional unit groups, each includes a plurality of functional units and a register file (76) comprising a plurality of registers. A comparator (181) receives the operand register number of a current instruction for a functional unit in the first functional unit group, and the destination register number of an immediately preceding instruction for the second functional unit group. A register file bypass multiplexer (174) selects the data from the register corresponding to the operand number of the current instruction on no match and selects the output of the second functional unit group (hotpath172) if the comparator indicates a match. The first functional unit utilizes the output of the second functional unit group without waiting for the result to be stored in the register file.

REFERENCES:
patent: 5043868 (1991-08-01), Kitamura et al.
patent: 5123108 (1992-06-01), Olson et al.
patent: 5313551 (1994-05-01), Labrousse
patent: 5467476 (1995-11-01), Kawasaki
patent: 5619668 (1997-04-01), Zaidi
patent: 5638526 (1997-06-01), Nakada
patent: 5764943 (1998-06-01), Wechsler
patent: 5805852 (1998-09-01), Nakanishi
patent: 5826069 (1998-10-01), McCullough et al.
patent: 5970241 (1999-10-01), Deao et al.
patent: 6170051 (2001-01-01), Dowling
patent: 6266766 (2001-07-01), O'Connor
patent: 6382846 (2002-05-01), Lai et al.
patent: 0 767 425 (1997-04-01), None
Computer Organization and Design—The Hardware/Software Interface, 2nd Edition, John L. Hennessy and David A. Patterson, Morgan Kaufmann Publishers, 1998; p. 452.*
Computer Architecture: a Quantitative Approach, 2nd Edition, John L. Hennessy and David A. Patterson, Morgan Kaufmann Publishers, 1996; p. 188.

Affiliated with

Also associated with

Rating

Data processing apparatus with register file bypass does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing apparatus with register file bypass, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus with register file bypass will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3373743