Search
Selected: All

Retiring early-completion instructions to improve computer...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Scheduling instructions in a cascaded delayed execution...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Selective execution of deferred instructions in a processor...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Selectively deferring instructions issued in program order...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Speculative generation at address generation stage of...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stall control

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stall-free pipelined cache for statically scheduled and...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Stick and spoke replay with selectable delays

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Superscalar processing system and method for selectively...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Synchronising pipelines in a data processing apparatus

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

System, method and apparatus for allocating hardware...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Technique for ordering internal processor register accesses

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Thread interleaving in a multithreaded embedded processor

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Thread interleaving in a multithreaded embedded processor

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Two pipeline stage microprocessor and method for processing...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Using a modified value GPR to enhance lookahead prefetch

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Using a modified value GPR to enhance lookahead prefetch

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Using a modified value GPR to enhance lookahead prefetch

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Variable length instruction pipeline

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.