Search
Selected: R

Reducing disk IO by full-cache write-merging

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing inventory after media access in an automated data...

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing latency of a snoop tenure

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing load imbalance in a storage system

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing memory access latencies from a bus using...

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing memory fragmentation

Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing micro-controller access time to data stored in a...

Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing number of rejected snoop requests by extending time...

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing number of rejected snoop requests by extending time...

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing operating system start-up/boot time through disk block

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing power consumption in a sequential cache

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing power in a snooping cache based multiprocessor...

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing power-on time by simulating operating system memory...

Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing probe traffic in multiprocessor systems

Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing probe traffic in multiprocessor systems using a...

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing read cycle of memory read request for data to be...

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing resource consumption by ineffective write operations

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing snoop response time for snoopers without copies of...

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing tag-ram accesses and accelerating cache operation...

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reducing the format time for bit alterable memories

Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.